Present work demonstrates the vertically double stacked nanosheet (NS) p-channel polycrystalline silicon (poly-Si) junctionless field-effect transistors (JL-FET) with tri-gate, omega-gate, and gate all around (GAA) structure. These structures offer more W eff per existing footprint and better parallel resistance, resulting in smaller total resistance. Also, the GAA stacked NS device shows superior electrical properties, including high Ion/Ioff ratio (>10 8 ), steep subthreshold swing (SS) = 100 mV/dec, very low drain-induced-barrier-lowering (DIBL) = 0.127 mV/V and usually off at Vg = 0 V, owing to superior gate controllability. More, the 3D TCAD simulation has applied for analysis of physical characteristics of the proposed devices.
I. INTRODUCTION
Under the rapid growth of the electronics industry based on the evolution of integrated-circuit (IC) technology to provide improvements in cost per function as well as performance. As the MOSFET channel length is scaled down, the suppression of off-state leakage current and the short-channel effects (SCEs) becomes an increasingly tricky technological challenge in the traditional planar transistor. The SCEs emerge into transistors are the most difficult challenge to maintain it. To solve SCEs, multi-gate fieldeffect transistor (FET) structures have been developed, such as FinFETs [1] , gate-all-around-FETs [2] , and nanowire FETs [3] - [4] . The gate control ability of the channel can be enhanced, and the SCE and current leakage have reduced. The gate-all-around (GAA)-based nanosheets have the strongest gate controllability to lower the leakage current. Also, Junctionless field-effect transistors (JL-FET) with high and uniform doping in channel and source/drain regions have much attraction [5] - [11] . JL-FET can avoid complex source and drain doping engineering, has a low thermal budget for flexible high-k metal gate adoption and it is easily integrated for 3D IC and NAND. Recently, the vertically stacked nanosheet (NS) structure [12] - [18] can promote the device performance rather than increase the footprint as well as the suitable candidate for the next generation. Hence, this study proposes a vertically double stacked NS JL-FET with multi-gate and GAA structure, as it profoundly promises that it can extend FET to sub-5 nm nodes. For IMEC prediction, thin-film transistors (TFT) are small enough and temperature compatible to integrate on the back-end of line (BEOL) at the advanced node chips. The 3D monolithic BEOL TFT may implement in near future to continue Moore's law [19] . For multi stacked channel, poly-Si is most suitable channel material on SiO 2 underneath for 3D monolithic BEOL TFT, owing to its process simple and compatible proves. and GAA structure. Initially, a 400 nm-thick layer of the thick thermal SiO 2 layer was deposited on 6-inch bulk silicon wafers. Then, the amorphous silicon (α-Si) layer was deposited by low-pressure chemical vapor deposition (LPCVD) at 550 • C. Next, the α-Si layer was annealed at 600 • C for 24 hours in a nitrogen ambient to form the first poly-Si layer in solid-phase recrystallized (SPC) process. After SPC process, the first poly-Si layer was implanted with 35 keV boron difluoride (BF 2 ) ions at a dose of 2×10 14 cm −2 , which was followed by furnace annealing at 600 • C for 4 hours as first a p-type active layer. A 30 nmthick SiO 2 layer deposited on the first poly-Si layer. Next, an α-Si layer was deposited as a second poly-Si layer by the SPC as mentioned above process. The second poly-Si layer was defined by implanting as the same condition as a first poly-Si layer and furnace annealing at 600 • C for 4 hours. The active layers of the vertically stacked channel were composed of two p-type channel and one inter later. The channel of nanosheet was patterned by electron beam lithography (EBL) and reactive ion etching (RIE). After that, the interlayer and the buried oxide were etched by dilute hydrofluoric acid (HF) to form the omega-gate structure, and pure HF to form the GAA structure. The dilute HF has low isotopically etching rate, we control the etching time (time mode) to form Omega gate. On the other hand, pure HF has high isotopically etching rate and we control the etching time to form the GAA channel profile [20] . Then, an 8 nm-thick thermal oxide was deposited by LPCVD as the gate oxide layer, and a 200 nm-thick in-situ doped N + poly-silicon was deposited as a gate electrode. The gate electrode was patterned by EBL and RIE. Subsequently, a 200 nm-thick tetraethylorthosilicate (TEOS) oxide layer was deposited as a passivation layer by LPCVD. EBL and RIE defined the contact window. Then, a 400 nm-thick Al-Si-Cu metallization was performed. Finally, all devices were sintered at 400 • C for 30 minutes for repairing of a dangling bond. extracted by the constant current method at I D = 10 −8 A. Fig. 4 (c) presents the I D -V D characteristics of the trigate device, and omega-gate device. Comparing with the tri-gate device, the saturation current of the omega-gate device reveals 1.3 times of the saturation current at V G -V TH = −4 V and V D = −5 V. As mentioned above, the result exhibits the stacked NS JL-FET with omega-gate shows the excellent electrical characteristics than tri-gate. Also, the device with omega-gate has higher saturation current is explained to its lower S/D parasitic resistance than the device with tri-gate. Hence, the DIBL of the tri-gate device is higher than omega-gate device due to the device with omega-gate has the superior gate controllability. Fig. 5 (a)-(b) plots the L G dependence on I D -V G curves of the tri-gate device, and omega-gate device at V D = −1 V with L G from 300 nm to 1000 nm. It reveals negative diversification with increasing L G . Fig. 5 (c)-(d) shows the statistical DIBL and SS variation extracted from 20 devices of the tri-gate device, and omega-gate device. Squaring up the less electric field at channel edge to suppress barrier induced, the V TH of p-type transistor is extracted by the constant-current method at I D = 10 −8 A. The evidence shows the DIBL and SS of both devices have gradually increased the value from L G = 1000 nm to 300 nm. As the SS increases from 187 mV/decade to 305 mV/decade for Tri-gate and from 149 mV/decade to 251 mV/decade for Omega-gate. The variation of SS and DIBL are not obvious in the long channel but are large in short channel of the vertically double stacked GAA NS JL-FET. As mentioned above characteristics, the stacked NS JL-FET with omegagate structure shows the better gate controllability, such as Fig. 7 (c)-(d) plot the impact of temperature on the SS, and the V TH of the tri-gate device, and omega-gate device extracted from 20 devices of the tri-gate device, and omegagate device. Quasi, the SS is less sensitive to temperature in the omega-gate device. These results can be explained that omega-gate device has superior gate controllability and less occurrence of the thermal emission leakage current. Still, the statistical V TH with different temperature exhibits a similar variation of both devices. Fig. 8 (a) shows the cross-sectional TEM image and Fig. 8 (0.0966×2+0.007×2+0.0083×2+0.057+0.053+0.1266)× 10 = 4.604 µm. Also, the dark-field image of STEM has appeared with the high contrast, leading to discriminate Si as brightness and SiO 2 as darkness. Fig. 9 (a) plots the I D -V G curves of the stacked NS JL-FET with GAA structure at V D = −1 V. The subthreshold slope (SS) is 100 mV/decade, the threshold voltage (V TH ) is −1.3 V which is extracted by the constant current at I D = 10 −8 A. Fig. 9 (b) plots of transfer I D -V G characteristics of the stacked NS JL-FET with GAA structure at V D = −1 V, −0.5 V, and −3 V. The I ON /I OFF is 2.03×10 8 and the SS is 100 mV/decade for the stacked NS JL-FET with GAA structure at V D = −1 V, and L G = 1000 nm. As V D is at −3 V and −0.5 V, the V TH is −1.3057 V and −1.306 V. The V TH is almost the same while the V D is from low to high voltage. The DIBL value of the stacked NS JL-FET with GAA structure is 0.127 mV/V. Fig. 9 (c)-(d) show the statistical SS and DIBL variation extracted from 20 devices of the stacked GAA NS JL-FET from L G = 100 nm to 1000 nm. The difference between SS and DIBL are not apparent in the long channel but are large in short channel of the stacked GAA NS JL-FET. As mentioned above characteristics, the stacked GAA NS JL-FET shows the strongest gate controllability, such as high I ON /I OFF , steep sub-threshold swing, and low DIBL. Hence, the stacked GAA NS JL-FET is capable of lowering the leakage current at off-state and effectively suppressing the short channel effects. Fig. 10 (a) plots the transfer I D -V G characteristics and Gm of the GAA stacked NS JL-FET at V D = −0.1 V. The Gm of the GAA device is 622 nS. The GAA device µ eff was determined from the Gm as 3.1 cm 2 /Vs. Fig. 10 (b) displays the R total curves calculated based on the I D -V G characteristics. The normalized R SD of the GAA contact devices were 57 k where the X-axis was equal to 0. Fig. 11 (a) shows the temperature dependence on I D -V G curves of stacked NS JL-FET with GAA structure at V D = −1 V with temperature from 50 • C to 200 • C, varied in steps of 25 • C. These experimental results indicate positive variation with increasing temperature. Fig. 11 (b) shows the impact of temperature on SS of stacked NS JL-FET with GAA and without GAA. SS is less sensitive to temperature in the stacked NS JL-FET with GAA. These results can be explained that stacked NS JL-FET with GAA structure has superior gate controllability and less occurrence of the thermal emission leakage current. However, the statistical V TH with different temperature has shown a similar variation of both structures in Fig. 11 (c) .
II. DEVICE FABRICATION

III. RESULTS AND DISCUSSION
A. TRI-GATE AND OMEGA-GATE
B. GATE-ALL-AROUND
The comparison with the previous studies on Si GAA devices are summarized in Table 1 . The stacked GAA JL-FET in this work exhibits the lower DIBL and higher I ON /I OFF ratio compared with the previous studies [20] , [21] , [22] .
C. TCAD SIMULATION
This part exhibits the simulation technique of 3D-TCAD [23] for the stacked NS JL-FET with tri-gate, omega-gate, and GAA structure. By using single NWs to stand for ten NWs of the real device as well as the dimensions of tri-gate, and omega-gate, and GAA devices are the same to compare the gate controllability in the stacked NS JL-FET. The primary parameters of the stacked NS JL-FET have shown in Fig. 12 (a) . The TCAD doping concentration is defined to fit real experimental data. Besides Fig. 12 (b) -(c) presents the hole density distributions in the channel as the stacked NS device operate at on state (V ds = −1V, V OV = −1V) and off state (V gs = 0V, V ds = −1V) of both devices. The stacked NS JL-FET with GAA structure shows the best gate controllability. In off state, the GAA shows the lowest hole density which can adequately be depleted in the junctionless device. The results confirm the truth of body current for both on current and off current. Also, the GAA and NS structure ensures that lower leakage current at V gs = 0V.
IV. CONCLUSION
In this study, the stack NS JL-FET based on a poly-Si channel with tri-gate, omega-gate, and GAA structure are successfully fabricated and characterized by a simple process. The stacked NS JL-FET with GAA structure also presents superior electrical performance and excellent gate controllability for fully depleting at off state. By utilizing a wider and stacked structure, the device performance can be enhanced to exceed what can be achieved using FinFET structure. Furthermore, the stacked NS JL-FET with GAA structure has shown the less sensitive to temperature than the stacked device without GAA structure. More, the result of TCAD-based comparative results on stacked NS JL-FET show GAA, which has better gate controllability due to the wider W eff , maybe a trend for next-generation CMOS device. As mentioned above, this proposed device is a high potential for the monolithic multilayer 3D stacked integrated circuit applications for the next generation.
